Abstract-As a method to evaluate delay test quality of test patterns, SDQM (Statistical Delay Quality Model) has been proposed for transition faults. In order to derive better test quality by SDQM, the following two things are important: for each transition fault, (1) to find out the accurate length of the longest sensitizable paths along which the fault is activated and propagated, and (2) to generate a test pattern that detects the fault through as long paths as possible. In this paper, we propose a method to calculate the length of the potentially sensitizable longest path for detection of a transition fault. In addition, we develop a procedure to extract path information that helps high quality transition ATPG. Experimental results show that the proposed method not only derives more accurate SDQL (Statistical Delay Quality Level) but also enhances the test quality of generated test patterns.
Introduction
In deep-submicron VLSIs, faults that affect timing behavior of logic circuits more likely occur due to various reasons such as a resistive open/short, circuit noise, or process variation [1] [2] . Even for the increase of small delay, the circuits often would be affected. Therefore, delay testing is becoming more and more important [3] [4] . When generating test patterns for delay testing, some delay fault models, which are transition fault, gate delay fault, segment delay fault and path delay fault, are known [5] . Among them the transition fault model is widely accepted. While detecting a delay fault requires a two pattern test, the first pattern to detect a transition fault is required only to set a logic value to the line where the fault is assumed, and the second pattern is required to make a transition at the line and propagate the value of the line to a primary output or a pseudo primary output that is a flip-flop. Since the second pattern is a similar to a test pattern to detect a stuck-at fault, ATPG and fault simulation for transition faults can be done by extending tools for stuck-at faults easily.
In general, test generation or fault simulation for transition faults does not take delay size caused by a defect into consideration. A transition fault whose delay size is larger than test timing would be detectable if the fault was counted as "detected" in fault simulation. However the detection of faults with small delay is not guaranteed. Because the detectable delay size depends on generated test patterns, fault coverage does not indicate delay test quality well.
In order to evaluate transition delay quality of test patterns with considering probability of delay defect size, SDQM (Statistical Delay Quality Model) has been proposed [6] [7] . The evaluation with SDQM is based on two delay sizes for each transition fault: the minimum delay size detectable by the test patterns and the minimum delay size that might affect circuit behavior. The former one is calculated by timed fault simulation for the test patterns. The later one is calculated from the delay of the longest sensitizable paths i.e. longest path length. Therefore, to derive better test quality by SDQM, there are two requirements as follows: for each transition fault, (1) to generate a test pattern that detects the fault through as long paths as possible, and (2) to find out the length of the longest sensitizable path along which the fault is activated and propagated. Note that for path delay faults, a statistical fault coverage metric has been proposed that takes defects which cause transition faults into consideration [8] .
Test generation methods to detect transition faults through long paths have been proposed in [9] [10] [11] [12] [13] . However, there is no efficient method developed to find out the longest sensitizable paths for transition faults. Note that, for path delay faults, there are many algorithms to find the (potentially) testable longest paths [14] [15] [16] [17] . While detection of a path delay fault is based on single path sensitization, detection of a transition fault is based on multiple path sensitization. In addition, conditions of path sensitization for transition faults are different between fault activation paths and fault propagation paths. Therefore finding out the longest sensitizable paths for transition faults is more complex than that for path delay faults.
In this paper, we propose a method to compute the length of the potentially sensitizable longest path for each transition fault. The method avoids selecting unsensitizable paths which are easily identified by necessary assignments for detecting the transition fault. The path information calculated by the proposed method is optionally used in high quality transition ATPG. Experimental results show that the proposed method not only derives more accurate SDQL (Statistical Delay Quality Level) but also enhances test quality of generated test patterns. This paper is organized as follows. In Section 2, we explain SDQM and assumptions used in this work. In Section 3, we propose an algorithm to calculate upper bound of the length of the longest sensitizable path for each transition faults. In Section 4, we show a procedure to extract path information that helps transition ATPG. In Section 5, we give some experimental results for benchmark circuits, and in Section 6 we conclude this paper.
Preliminaries 2.1 SDQM
The statistical delay quality model (SDQM) [6] [7] has been proposed for the evaluation of delay test quality. The SDQM is generated by first assuming a delay defect distribution that is based on the actual defect probability in a fabrication process, and then investigating the sensitized transition paths and calculating their delay lengths. Detectable delay defect sizes are defined as the difference between the test timing and the path lengths. Finally, the probability of detecting small delay defects is calculated by multiplying the occurrence probability for each defect size. The calculated value is called the statistical delay quality level (SDQL).
Assumption of test application
Delay testing requires application of two patterns atspeed. Even for delay testing, however, scan designs are still required and scan function are used for test application because test patterns with high fault coverage cannot be generated without scan function. There are two well-known methods to apply twopattern tests for scan circuits. One is called LoC (Launch-offCapture, or broad-side) method [22] and the other one is called LoS (Launch-off-Shift, or skewed-load) [23] . The difference of two methods is how to apply the second pattern of a two-pattern test. While LoC sets the second pattern by normal operation using a capture clock, LoS sets it by scan shift operation using a scan clock. Since LoS allows arbitrary patterns as a second pattern, LoS can derive higher fault coverage than LoC. On the other hand, LoS requires more complex physical design than LoC for which standard scan design is enough. Therefore, in this work, we assume LoC as a test application method.
In ATPG for a scan circuit, an output of a scan flip-flop is regarded as a pseudo primary input (PPI), and an input of a scan flip-flop is regarded as a pseudo primary output (PPO). We assume the following test conditions as well as the work in [11] : -PPIs of the first patterns are controllable and PPOs of the second patterns are observable, -Primary input values cannot be changed between the first pattern and the second pattern, that is, the second pattern take the same primary input values as the first pattern.
Primary outputs are not observable.
In order to employ a combinational ATPG under these test conditions, we use a time expansion model of the circuitunder-test. The netlist of the circuit is transformed such that lines and gates which never reach to any pseudo primary output are removed, and each primary input is connected between the first time frame and second time frame as illustrated in Fig. 1 . By using such a netlist, we need not to change programs of combinational ATPG and fault simulation for the restricted LoC testing. 
Longest path length for a transition fault 3.1 Overview
In [6] [7] , timing margin for each fault was calculated by regarding a structurally longest path through the fault site as the longest path for the fault. However, the structurally longest path is not necessarily sensitizable, and in such a case delay test quality evaluated with SDQM would be pessimistic. The length of the structurally longest path through a fault site is an upper bound of the length of the actual longest path to detect the fault. Although there is no known algorithm that efficiently finds the actual longest path length, the better upper bound of the longest path length makes test quality with SDQM be more accurate. We propose a method to find a better upper bound of the longest path length to detect a fault. In the rest of the paper, we refer to upper bound of the longest path length as the longest path length simply. Similarly, the longest path in this paper means the potentially sensitizable longest path.
For each fault, the proposed method calculates the path length after computing necessary assignments to detect the fault [18] . The necessary assignments give constraints when computing possible transitions at lines on fault activation paths and possible faulty values at lines on fault propagation paths. A possible transition at a line is a transition that can be propagated to the faulty line from the line. Each line between the faulty line and PPIs takes one of "rising", "falling", "both rising and falling", and "stable" as a possible transition. A possible faulty value at a line is one of "D only", "D only", "both D andD", and "nothing".
Note that D and D are logic values of 5-valued logic used in ATPG [19] . Necessary assignments in the time-frame 2 can give constraints on the possible faulty values, but necessary assignments in the time-frame 1 are ignored to determine the possible faulty values. The possible transitions and the possible faulty values are determined such that there is no conflict with necessary assignments. For example, if a necessary assignment of a line on fault activation paths is 0 at the time-frame 1, the possible transition of the line cannot include "falling".
The longest path length of the activation side and the propagation side are calculated separately. The length of activation paths is calculated as the maximum level from pseudo primary inputs to each line. The length of propagation paths are calculated as the maximum level from the fault site to each line. Note that the maximum levels are associated with rising transition and falling transition, respectively. And unlike path delay faults, multiple path sensitization is covered.
Procedure
The procedure of the proposed method is summarized as follows. For each fault, 1. Compute necessary assignments for the fault.
Calculate possible transitions at each line which is reachable
to the fault site. This calculation is done toward pseudo primary inputs from the fault site.
3.
Calculate maximum logic level of each line which is reachable to the fault site. This calculation is done toward the fault site from pseudo primary inputs. The logic level at the fault site is the length of the longest activation path.
4. Calculate possible transitions at each line which is reachable from the fault site. This calculation is done toward pseudo primary outputs from the fault site.
5. For each line which is reachable from the fault site, calculate possible faulty values D and/orD and maximum logic level from the fault site. This calculation is done toward pseudo primary outputs from the fault site. 6. The maximum value among the calculated logic levels at pseudo primary outputs is the length of the longest propagation path. Fig. 2 gives an example of calculation of the longest activation path length where a falling transition fault is assumed at the output of gate G. At each line in Fig. 2(a) , the two values 0, 1, X show necessary assignments at the time-frame 1 and the timeframe 2, respectively. Assume that logic value 1 of the output of Gate A at the time frame 2 is an external constraint due to fault propagation. This calculation is done at Step 1 of the above procedure. The possible transition or the possible faulty value is described as "r", "f", "b", or "s" in the parenthesis in Fig. 2(b) . "r" means "rising". "f" means "falling". "b" means "both rising and falling". "s" means "stable" that are calculated at Step 2 of the procedure. Two integers added to the parenthesis in Fig. 2(c) mean the maximum logic levels associated with "r" and "f", respectively. These are calculation at Step 3 of the above procedure. As a result, the structurally longest fault activation path is FF 2 -B-D-E-F-G. Assume that the necessary assignment at the output of gate A is 01 and the necessary assignment at the output of FF 4 is 1X. Although the possible transition at the gate output of D is "b", the possible transition at the gate output B is "f" due to its necessary assignment. From the maximum level at the gate output of "G", it is found that the length of the longest activation path is 3.
Heuristics to find necessary assignments
Since the proposed method computes the longest path such that there are no inconsistency with necessary assignments and transitions, the more necessary assignments are found, the better the upper bound of the longest path length is derived. There are some techniques to find more necessary assignments that have been developed as heuristics in ATPG. The proposed method employs static learning [20] and blockage learning [21] . These techniques are done as a pre-processing and collect information that allows implication to assign more logic values.
In calculating necessary assignments for each fault, unique sensitization [19] is also helpful. There are two kinds of assignments by unique sensitization. When every fault propagation path passes a gate, logic values of the gate inputs may be assigned, as b=1 and d=1 in Fig. 3 . Finding such a case is not time-consuming, and we refer to this type of heuristics as HL1. Another type of unique sensitization is shown as assignment c=1 in Fig. 3 too, where assignment of a logic value to a fanout is necessarily not to block any propagation. We refer to this type of heuristics as HL2, which is time-consuming. SDQL is calculated from the longest path length for each fault and generated test patterns. We can calculate the longest path length independently of ATPG, i.e., it can run with ATPG in parallel. Therefore a time-consuming procedure as well as ATPG would be acceptable, if information on the longest path is not needed in ATPG.
Application to Transition ATPG
The procedure described above aimed at computing only the length of the longest path. When computing the longest path length for a fault, the longest activation path and the longest propagation path are found. Though the paths are not necessarily sensitizable, if the fault is detected through the paths, a test pattern with the best test quality for the fault would be generated. So we prepare procedures to extract the longest fault activation path and the longest fault propagation path, and to generate a test pattern that sensitizes the extracted paths. The test generation procedure consists of internal value assignments to sensitize the paths and justification for the assignments. And if the extracted paths is used in ATPG, the calculation of the longest paths has to be completed before test generation (cannot do them in parallel). When we extract path information for ATPG, not only assignments to on-path inputs but also assignments to off-path inputs are sometimes necessary. Note that, for a path P, if line l i is included in P, l i is referred to as an on-path input of P. A line l j is referred to as an off-path input associated with on-path input l i of P if l j is not an on-input but it drives a gate G that is also driven by l i . The assignments to off-path inputs are needed to block early arrival of a transition to fault activation paths or early arrival of a fault effect to fault propagation paths.
Experimental Results
We implemented the proposed method on a workstation (CPU: Itanium2 1.6GHz, Memory:16GB OS: RedHat Linux 2.6) using C language and applied it for ISCAS'89 benchmark circuits and an industrial circuit i_145 with 145,472 gates. Table 1 shows results on upper bounds of the longest path length. In this experiment we prepared two programs with different heuristics "HL1" and "HL2" to find necessary assignments, as described in Section 3.3. Since the longest path length is computed for each transition fault, we compared average of the obtained longest path length with the structural longest path length. In Table 1 , the second column shows the number of transition faults. The 3rd to 5th columns give results of the average path length. The column "Str" shows the structural longest path length and the columns "HL1" and "HL2" show our results. For a fault whose structural longest path length is small, the effect of making the longest path length accurate might be little. Therefore, in the 6th to 8th columns, we show average path lengths for faults whose structural longest path length includes in the top 30%. CPU times of HL1 and HL2 are also given. The proposed method HL1 and HL2 could find the longest path length more accurately than the structural longest path length. Fig. 4 visualizes upper bounds of fault coverage for each delay size caused by transition faults in circuit s1423. We could observe that HL1 improves upper bound significantly as well as HL2. HL2 gives better improvement than HL1, but CPU time of HL2 is much longer. Therefore, if the calculation of the longest path length is performed with ATPG in parallel, HL2 may be acceptable. However, if it should be done before ATPG, HL1 is recommended. The proposed method is effective for faults with long structural longest paths. Table 2 shows results of ATPG using the longest path information as described in Section 4. In order to show the effectiveness of the proposed method, we implemented four ATPG and compared their results. In the Table, "TR" means simple transition ATPG without considering path length, and "TA" means timing-aware ATPG proposed in [11] . ATPGs "HL1+TR" and "HL1+TA" try to generate test patterns for the extracted paths by HL1 first, then apply TR and TA, respectively, if test generation fails for the extracted paths. The columns "Ave. of Length" shows average length of paths through which faults are detected. The columns "# of Tests" show the number of generated two-pattern tests, and the column "time" shows CPU time in second. In Table 3 , we show how test quality calculated by SDQL was improved. Compared with TR, HL1+TR improve approximately 50% on average.
Conclusion
In this paper we proposed a method to compute the length of the potentially sensitizable longest paths for detection of transition faults. In addition, we gave a procedure to extract path information that helps high quality transition ATPG. Experimental results show that the proposed method not only derives more accurate SDQL (Statistical Delay Quality Level) but also enhances the test quality of generated test patterns.
